A design methodology of Differential Design of CMOS low noise amplifier (LNA) with source degeneration for Bluetooth frequency is presented. The results show that the proposed topology is effective and can be used to achieve the minimum noise figure at all frequencies of interest. This LNA was realized in 0.18μm CMOS technology using Microwave Office Tool from AWR Inc. The measured noise figure is 2.066 dB and the gain is 20.29 dB.
Introduction
An irreplaceable component of any RF receiver is the front-end low-noise amplifier (LNA). As the first active building block in the receiver front-end, the LNA should provide considerable gain while minimizing the noise introduced to the system. Fig. 1 [6] depicts the simplified structure of an RF receiver front end. As can be seen, the first step of signal amplification is done by the LNA. Therefore, the performance of LNA can greatly affect sensitivity and noise performance [11] of the overall receiver. Since the overall noise factor of the receiver front end is dominated by the first stage and can be approximated according to the Frii"s formula, [1] 
Where NF subsequent is the total input noise factor of the components following the LNA. G lna and NF lna are the gain and noise factor,of the LNA itself. The noise of all subsequent stages is reduced by the gain of LNA and also the noise of LNA is injected directly into the received signal. Thus LNA needs both, high gain and low noise. [7] .
Topology
The general topology of any LNA can be divided into three stages: an input matching network, the amplifier itself and an output matching network. [1] . Fig.2 . LNA topology Depicted in the figure 2 are matching networks and s-parameters, which play a significant role in analyzing the performance on Low Noise Amplifier.
The four S parameters are -S 21 =Forward gain, Af. S 12 =Reverse transmission (or leakage) factor, Ar. This is usually very small in low frequency, but can become significant at high frequency. S 11 =Input impedance, Rin, S 22 = Output impedance, Rout.
The whole design process is carried using the lumped parameters [1] , and then the s-parameters are calculated.
To achieve the goal of this paper, out of several topologies, the differential topology [4] [6] has been adopted so as to remove the sensitivity to the inductances and to minimize the common mode signal which is described in next section. This section is followed by the calculations of various inductor values and transistor widths for the given gate length and frequency. All these calculations are tabulated in section 4 with a detailed discussion. After this, simulation results have been shown to validate the design. Results for noise figure, gain and sparameters have been included. Dependency of gain and noise figure on inductors has also been shown. At the end, result summary, showing the comparison with references has been included.
Differential LNA
This section describes the theory and design of a CMOS Differential Low noise amplifier. The Design procedure describes the design of LNA using source degeneration technique to provide a good noise match, improved gain & reverse isolation. There are several advantages in using a differential design. Firstly, the virtual ground formed at the "tail" removes the sensitivity to parasitic ground inductances, which makes the real part of the input impedance purely controlled by the source degeneration inductance (Ls).Secondly the differential amplification of the signal ensures attenuation of the common mode signal. The aim of this paper is to design LNA to work over the Bluetooth frequency band. A summary of the required specification for the LNA is given in Table below . Table 1 . Specifications [2] The design of LNA is carried using Microwave Office from AWR. 
Calculations

Calculation of Lg and Ls
An another inductor Lg is added in series with the gate to resonate with the Cgs Capacitor. We have ,
R in is chosen as 50 ohms. The value of Ls is picked and the values of g m and C gs are calculated to give the required R in .
Where ωo = centre frequency = 2.π. 2.65E 9 = 1.665E 10 rad/sec and so f T is given as 2 1 ()
Therefore Lg= 11.52 nH
Calculation of Cgs
Thus gs C = 0.4pF
Calculation of Transistor widths
where L min = 0.18 um and T ox = 4e-9, Hence W = 350 μm. In few cases the tuning tool available with the software [14] , has been tried to get the optimized results. After getting the suitable values of components those values were used and final simulation is done. Hence a small change is observed in the calculated and implemented values. In some cases the optimizer is been applied. At the end satisfactory results were obtained which serves the main purpose of this paper.
Calculation of Differential Gain
Design Summary
Analysis and Simulation Results
Various analysis" were performed to validate the LNA Design Gain, obtained using the calculated values of parameters was up to the mark, but still there is need of some improvement of design, in terms of improving the overall noise figure of front end, to meet the given specifications. In order to improve the gain,an additional CS stage [10] [12] have been employed. As a result gain has been improved significantly. The same improvement has been applied in the design to suit the given specifications. Figure   Fig As per the Frii"s formula, noise figure plays very important role in deciding the overall noise figure of receiver front end. Also LNA should have low noise figure and it should inject less noise to the design. [13] Power gain is forward gain A f . The value of power gain obtained is well above the specifications. It can be seen that noise figure depends on gate inductance as can be seen. With a small change in Lg noise figure can be changed. Also, gate inductance, in combination with Ls plays very important role in deciding the overall noise figure. Figure 12 shows the trade off between minimum noise figure, maximum stable gain [9] and power gain of amplifier. Looking at the results it can be seen that variation in power gain and noise figure is linear with respect to frequency, which is well suited for the design. Table 3 shows the result summary of the design. Load capacitance in combination with load inductance gives the value of gain, which meets the specifications. Noise figure is well within the range so that overall receiver front end noise is reduced.
s-Parameter Analysis
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Summary of Results
Conclusions
Simulation for circuit is done using AWR"s Microwave Office Tool and different plots are obtained for each of the analysis. Most of the specifications are met in terms of Gain and Noise Figure, which are the main focus of this paper.
